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Ultra-low power design strategy for
two-stage amplifier topologies
L.B. Leene and T.G. ConstandinouELECTA novel two-stage ampliﬁer topology and ultra-low power design strat-
egy for two-stage ampliﬁers that utilises pole zero cancellation to
address the additional power requirements for stability are presented.
For a 288 nA total bias, the presented ampliﬁer achieves a 1.07 MHz
unity gain frequency with a 8560 pF MHz/mA ﬁgure of merit.Introduction: Power-efﬁcient ampliﬁer topologies are fundamental for
analogue processing both in the continuous and discrete time
domains. The feasibility of a system is often established using a relevant
ﬁgure of merit (FOM) that quantiﬁes performance. The prevalence of
limited power budgets in medical sensors indicates that advances in low-
power analogue ampliﬁers are critical for the future of implantable bio-
medical systems that are constrained through battery life and wireless
telemetry [1, 2]. An ultra-low-power analogue design is best motivated
through aggressively maximising a FOM that indicates how effectively
power is used to achieve a desired performance characteristic such as
noise, speed or linearity in order to reveal the underlying limitation.
Take the differential pair in Fig. 1, for example, to illustrate the
driving motivation behind sub-threshold operation. The FOM with all
transistors in strong inversion can be reduced to a single operational
parameter:
FOMsi
pF ·MHz
mA
[ ]
= UGF · CL
Itotal
= 10
3
2pVov
where UGF, CL, Itotal and Vov are the unity gain frequency, load capa-
citance, total bias current and overdrive voltage of the input transistors,
respectively. With the input transistors biased in weak inversion,
however, the FOM is derived as
FOMwi = 10
3
4p · hUT
with η and UT being the sub-threshold slope factor and thermal voltage,
respectively. With Vov usually being 200 mV, operation in weak inver-
sion can directly improve the FOM by six times. In addition to sub-
threshold biasing, a number of current recycling techniques can be
applied to further gain in FOM [3]. By coupling the input signal to
biasing transistors M3–4 for instance, a larger transconductance can be
achieved with the same bias current. This allows a simple reduction in
power by a factor of two for single-stage systems, but a second stage
is often required in switched capacitor (SC) applications for high gain
and wide output swing. The constraint of the second stage lies with the
non-dominant pole at the output that needs to lie beyond the UGF.
The output load capacitance dictates the minimum transconductance of
the second stage and will often result in the second stage dissipating sig-
niﬁcantly more power than the ﬁrst stage. In this Letter, we propose zero
cancellation of this non-dominant pole in order to minimise power dissipa-
tion in the second stage. Secondly, we identify appropriate scaling factors
for the FOM such as to make this applicable to two-stage ampliﬁers.
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Fig. 1 Circuit schematics for simple differential pair with differential output
(Fig. 1a), and unity feedback conﬁguration used for testing transient step
response of fully differential ampliﬁer (Fig. 1b)RONICS LETTERS 10th April 2014 Vol. 50VDD = 1.2 V
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Fig. 2 Circuit schematic of proposed ampliﬁer topology including input
stage (on left) and CC stage (on right)
Vp and Vn are externally provided DC biasing voltagesProposed ampliﬁer: The circuit conﬁguration is shown in Fig. 2. This
differential topology extends the complementary input stage with a
current conveyor (CC) structure to achieve high gain and wide output
swing. The high open-loop gain is provided by the cross-coupled
PMOS devices M11–14 in addition to the traditional gain stage M19–22
that also allows for a rail-to-rail output swing. The circuit is conﬁgured
to drain the same amount of current in the output branch as in the input
transistor pair such that the transistors M1–6 and M19–22 have a transcon-
ductance gm1. The cross-coupled PMOS branch drains a fraction (1/M =
0.25) of this same current such that the total current dissipated by the
ampliﬁer is 2IM1(2 + 1/M ). The NMOS current mirror M15–18
implements a wideband positive feedback loop with a ratio of 1:N–1,
where N = 1.5 to boost the bandwidth of the structure. Note that transis-
tors M23–24 bias the input stage through common mode feedback and
transistors M7–10 bias the output stage. The input transistors M1–6 are
biased with a drain current Iinput of 50 nA with a 1.2 V supply. This
biasing current in addition to the ratioM determines the observed single-
ended slew rate (SR) at the output as it is limited by the low-gain path in
the NMOS current mirror. In the step response scenario, the current
drained by M23 sources entirely into M15 (M18) which is multiplied to
M19 (M20) by a factor M, that is
SR = M 2Iinput
CL
For preliminary design considerations, it is useful to assess the de-
pendence of different component parameters through the open-loop
gain, UGF, pole and zero locations with simple approximations. First,
it should be noted that the bandwidth product is twice as large as a con-
ventional ampliﬁer although current recycling in the complementary
input transistor pairs and evaluated as
UGF = gm1
pCF
where CF is a 500 fF compensation capacitor that couples the output to
the input stage via a low impedance node in the NMOS differential pair
utilising split length indirect compensation, thus avoiding the right-hand
plane pole [4]. With λ as the channel length modulation parameter, the
open-loop DC gain is evaluated as
Adc ≃ NM 1
hUTl
( )2
Furthermore, in the mid-band frequencies, the Miller capacitor CF per-
forms pole splitting both poles in the CC stage through the feedback
loop. This will move the pole at the cross-coupled PMOS outside the
UGF, more speciﬁcally ωp2, and move the pole due to CL towards
v p1 ≃ 2M · gm1CL + Cz
If gm1 is kept small this pole will remain inband of the ampliﬁer. For an
adequate phase margin that is larger than 65°, to prevent excess ringing
at the output, we use pole zero cancellation. With ωp1 = ωz, Cz is deter-
mined according to
vz ≃ gmM15 · (2− N )Cz
Past the zero location, the signal path loads into the diode-connectedNo. 8 pp. 583–585
NMOS M15 that now drives both M21 and M19 pushing out the UGF.
With Cgs as the total gate capacitance from both NMOS and PMOS
current mirrors and taking Cz as a short circuit, the pole location ωp2
can be conﬁrmed to lie outside the UGF
v p2 ≃ 2gm1Cgs
FOM ≃ 10
3
4phUT
2CF/CL
2+ 1/M = 3.56× FOMwi
As a result, when the FOM is reformulated (see above) for this particular
conﬁguration, it can be observed that this is increased, compared with
the conventional single-stage topology. A signiﬁcant contribution of
this improvement in FOM naturally comes from the factor CF/CL as a
reduction in the dominant capacitive load allows an overall reduction
in bias current to achieve a given bandwidth. This also illustrates that
relative to a single stage, a two-stage conﬁguration may trade off
noise for a better FOM by adjusting the CF/CL ratio. As the total
input-referred integrated thermal noise e2in
( )
for a single pole system is
related to the capacitor (C ) that introduces the dominant pole of the
system through
e2in =
KT
C
NEF2
hAcl
Iinput
Itotal
which is directly derived from the deﬁnition of the noise efﬁciency
factor (NEF) [5] by substituting the expression for bandwidth as the
closed-loop gain (Acl) multiplied by UGF.
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Fig. 3 Simultation results
a Open-loop frequency response
b Closed-loop step response of differential signals
c Input-referred noise density
Simulation results: Preliminary validation of the proposed implementa-
tion has been achieved using schematic level simulations in the Cadence
IC 6.1.5 Design Environment using industry provided transistor models
for the commercially available 6 Metal 0.18 μm CMOS technology
(AMS/IBM C18A6/7SF). Fig. 3 shows the key simulation results,
including small signal, transient and noise characteristics. The
common mode feedback conﬁguration used in these simulations is a
conventional differential difference ampliﬁer with a current mirror to
drive both M23 and M24 transistors biasing the input stage simul-
taneously. To normalise performance with respect to requirements on
the common mode feedback circuit, its 45 nW power contribution is
excluded in FOM calculations. The simulated frequency characteristics
were close to the analytical expectation achieving a 1.07 MHz UGF and
a phase margin of 64°. The step response indicates settling of the outputELECTRONICS LETTERto < 0.1% within 10 μs with the feedback conﬁguration illustrated in
Fig. 1. The conﬁguration also demonstrates good noise performance
as the input transistors have a larger transconductance than the ﬁrst
active load by a factor of M for a smaller input referred noise ﬁgure.
The 60 nV/√Hz input-referred thermal noise ﬂoor from 100 kHz to
1 MHz is good for auto-zeroing SC topologies that reject the ﬂicker
noise and low-frequency aggressors.
Table 1: Performance summarySReferences10th April[6]2014[7]Vo[4]l. 50 NThis workYear 2009 2010 2010 2013Tech. (nm) 180 180 500 180Power (W) 5.5 m 600 μ 1.2 m 345 nSupply voltage (V) 1.2 1.5 3 1.2DC gain (dB) 85 59 82 96UGF (MHz) 450 111 20 1.07SR (V/μs) – 233 8 0.12
Load/Miller (pF) –/3 5 5, 0.2/500 2/0.5
Phase margin 68° 80° 72° 64°Noise ﬂoor (V/√Hz) – 125 n – 60 n
FOM (MHz pF/mA) 295 1267 8333 8560Conclusion: The application of pole zero cancellation for achieving
ultra-low power in a two-stage ampliﬁer has been demonstrated. In
addition, the Miller to load capacitor ratio and current recycling have
been discussed as techniques to improve the FOM with the respective
trade-off. The overall performance characteristics are summarised in
Table 1. This demonstrates comparable performance to state-of-the-art
three-stage nested Miller systems in terms of FOM in addition to a
345 nW power budget that is well within the power constraints of
many biomedical analogue processing applications. The proposed
topology achieves a 3.56 times improvement in FOM over conventional
single-stage structures.
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